Blazing-fast build and deploy!
Log in
Sign up
Project:
simde
Branch:
master
riscv64: Fallback to autovec without mrvv-vector-bits flag. (#1282)
Commit:
a0f2737 ↗
by Ruhung
Workflow
Tests
Fetching pipelines...
Edit Workflow
×
×
riscv64: Fallback to autovec without mrvv-vector-bits flag. (#1282)
Fetching pipelines...