simde › master

Project

simde

›

master ·

Most recent activity on this branch

x86 sse2 for loongarch: fix GCC build failure (#1287)

Passed Build · 00:00 · Triggered by push by mr-c

Mar 13, 2025

by mr-c

riscv64: Fallback to autovec without mrvv-vector-bits flag. (#1282)

Passed Build · 00:00 · Triggered by push by mr-c

Feb 27, 2025

by mr-c

arm neon riscv64: add min.h and max.h RVV implementations. (#1283)

Passed Build · 00:00 · Triggered by push by mr-c

Feb 27, 2025

by mr-c

neon riscv64: Enable RVV segment load/store only when we have `__riscv_zvlsseg` flag. (#1285)

Passed Build · 00:00 · Triggered by push by mr-c

Feb 26, 2025

by mr-c

riscv64: Enable V feature when both zve64d and zvl128b are present (#1284)

Passed Build · 00:00 · Triggered by push by mr-c

Feb 26, 2025

by mr-c

gh-actions arm: adjust to how the CPU information is reported

Passed Build · 00:13 · Triggered by push by mr-c

Feb 25, 2025

by mr-c

x86 avx for loongarch: use vfcmp_clt to save one instruction in `_mm_cmp_{sd,ss}` and `_mm256_cmp_pd`

Passed Build · 00:00 · Triggered by push by mr-c

Feb 14, 2025

by mr-c

emscripten64 testing: the "--experimental-wasm-memory64" flag is no longer needed

Passed Build · 00:00 · Triggered by push by mr-c

Feb 12, 2025

by mr-c

gh-actions: remove clang 7 & 9 testing, ubuntu 20.04 is unsupported as of 2025-04-01

Passed Build · 00:00 · Triggered by push by mr-c

Feb 11, 2025

by mr-c

x86 misc fixes for AVX512{F,VL}_NATIVE

Passed Build · 00:01 · Triggered by push by mr-c

Feb 10, 2025

by mr-c

×

×